3

4

Subal)

What is claimed is:

1. A method comprising:

implementing an integrated circuit device within an electronic system, the integrated circuit device including an override disable pin; and

preventing modification of a representation of a primary pass-phrase when the override disable pin is asserted, the primary pass-phrase permitting access to stored information within the electronic system.

- The method of claim 1, wherein the integrated circuit device comprises a package to form a packaged integrated circuit device.
- 1 3. The method of claim 1, wherein preventing of the modification of the primary pass-phrase includes
 - setting a control storage element within the integrated circuit device upon assertion of the override disable pin; and
- disabling modification of the primary pass-phrase when the control storage element is set.
- 1 4. The method of claim 3, wherein the control storage element is set after 2 placing the electronic system in an administration mode upon correctly inputting the 3 primary pass-phase into the electronic system.
- 5. The method of claim 1, wherein the integrated circuit device further includes an override pin which, when asserted, allows a stored representation of the primary pass-phrase to be modified.

1

2

3

4

5

6

042390.P8084 WWS/lbl

1	6.	The method of o	claim 1, wherein the preventing of the modification of the
2	primary pass-p	phrase includes s	ignaling a control application software initiating a request
3	for modification	on of the pass-ph	arase that a user is denied access to the stored information
4	of the integrate	ed circuit device	unless the primary pass-phrase is correctly entered.
1	7.	The method of o	claim 1, wherein the representation of the primary pass-
2	phrase include	s a hash value of	f the primary pass-phrase.
1	8.	The method of o	claim 1, wherein control storage element includes at least
2	one control reg	gister configured	for permanent state retention over a plurality of power
3	cycles.		
	. 9. A 1	method comprisi	ng:
	enabling a	ccess to stored in	nformation within an electronic system upon assertion of an
ove	erride disable p	in of an integrate	ed circuit device; and
	disabling a	access to the store	ed information despite assertion of the override pin of the
int	egrated circuit	device when an o	override disable pin of the integrated circuit device is asserted
pri	or to assertion of	of the override pi	in.
1	10.	The method of o	claim 9, wherein the integrated circuit device comprises a
2	package to for	m a packaged int	tegrated circuit device.
1	11.	The method of o	claim 9, wherein the act of disabling access comprises
2	setting	a control storage	e element within the integrated circuit device in response to
3	the assertion o	of the override dis	sable pin; and
4	determ	ining whether th	e control storage element is set.

-12-

Patent Application Express Mail No. EL466333680US

1

2

3

4

5

6

1	12. The method	of claim 11, wherein the control storage element is set after				
2	placing the electronic system	m in an administration mode upon correctly inputting the				
3	primary pass-phase into the	e electronic system.				
1	13. The method	of claim 9, wherein the setting of the control storage element				
2	includes setting a bit of at	east one control register configured for permanent state				
3	retention over a plurality of	power cycles.				
	14. A method comp	rising:				
	enabling placement of a	an electronic system into an administrator mode upon assertion of				
an	an override disable pin of an integrated circuit device; and					
	disabling placement of	the electronic system into the administrator mode despite assertion				
of	the override pin of the integr	rated circuit device when an override disable pin of the integrated				
cir	cuit device is asserted prior	to assertion of the override pin.				
1	15. The method	of claim 14, wherein the integrated circuit device comprises a				
2	package to form a package	d integrated circuit device.				
1	16. The method	of claim 14, wherein the act of disabling access comprises				
2	setting a control sto	rage element within the integrated circuit device in response to				
3	the assertion of the override disable pin; and					
4	determining whether	r the control storage element is set.				
1	17. The method	of claim 14, wherein the setting of the control storage element				
2	includes setting a bit of at l	east one control register configured for permanent state				
3	retention over a plurality of	power cycles.				
		V				

		· · · · · · · · · · · · · · · · · · ·	
1		18. An electronic system comprising:	
2		a bus;	
3		a processor coupled to the bus;	
4		a system memory coupled to the bus; and	
5		an integrated circuit device coupled to the bus, the integrated circuit device including:	
6		a memory,	
7		an override pin to enable access to information stored within the memory upon	
8		assertion of the override pin, and	
9		an override disable pin to disable access to the information stored within the	
10		memory despite the assertion of the override pin when the override disable pin is	
11		asserted prior to assertion of the override pin.	
	1	19. The electronic system of claim 18, wherein the integrated circuit further	
	2	comprises a package to contain the memory from which the override pin and the override	
	3	disable pin protrude.	
	4		
	1	20. The electronic system of claim 18, wherein the memory of the integrated	
	2	circuit device is non-volatile memory.	
	1	21. The electronic system of claim 18, wherein the integrated circuit device	
	2	further includes a control storage element.	
	1	22. The electronic system of claim 21, wherein the control storage element of	
	2	the integrated circuit device includes at least one control register configured for	
	3	permanent state retention over a plurality of power cycles.	

- 1 23. The electronic system of claim 18, wherein the integrated circuit device
- 2 further includes a microcode to determine whether the override disable pin has been
- 3 asserted prior to assertion of the override pin.